Bibliography

K. Ebcioglu, E.R. Altman, DAISY: Dynamic Compilation for 100% Architectural Compatibility, IBM Research Report RC20538, Yorktown Heights, NY, August 1996.

K. Ebcioglu, E.R. Altman, E. Hokenek, A JAVA ILP Machine Based on Fast Dynamic Compilation, IEEE MASCOTS International Workshop on Security and Efficiency Aspects of Java, Eilat, Israel, January 1997.

K. Ebcioglu, E.R. Altman, DAISY: Dynamic Compilation for 100% Architectural Compatibility, 24th Annual International Symposium on Computer Architecture

Denver, Colorado, June 1997, pp. 26-37.

M. Gschwind, Method and apparatus for determining branch addresses in programs generated by binary translation, IBM Invention Disclosure YOR8-1998-0334, Yorktown Heights, NY, July 1998. (Research Disclosures, no. 416, December 1998.)

M. Gschwind, Method and apparatus for rapid return address determination in binary translation, IBM Invention Disclosure YOR8-1998-0410, Yorktown Heights, NY, September 1998.

K. Ebcioglu, J. Fritts, S. Kosonocky, M. Gschwind, E. Altman, K. Kailas, A. Bright, An Eight-Issue Tree VLIW Processor for Dynamic Binary Translation, International Conference on Computer Design (ICCD ‘98), Dallas, TX, October 1998.

M. Gschwind, Method for the deferred materialization of condition code information, IBM Invention Disclosure YOR8-1999-0001, Yorktown Heights, NY, January 1999.

(Research Disclosures, no. 431, March 2000.)

M. Gschwind, Method for achieving high hit rate for an address translation cache in binary translation, IBM Invention Disclosure YOR8-1999-0194, Yorktown Heights, NY, March 1999. (Research Disclosures, no. 431, March 2000.)

M. Gschwind, Method for implementing precise exceptions, IBM Invention Disclosure YOR8-1999-0197, Yorktown Heights, NY, March 1999. (Research Disclosures, no. 431, March 2000.)

A. Bright, J. Fritts, M. Gschwind, A Decoupled Fetch-Execute Engine with Static Branch Prediction Support, IBM Research Report RC23261, Yorktown Heights, NY, March 1999.

M. Gschwind, K. Ebcioglu, E. Altman, S. Sathaye, DAISY/390: Full System Binary Translation of IBM System/390, IBM Research Report RC 22027, Yorktown Heights, NY, June 1999.

M. Gschwind, Pipeline control for high-frequency pipelined designs, Filed with USPTO January 1999, Issued as US patent 6192466 in February 2001.

M.K. Gschwind, Forwarding stored data fetched for out-of-order load/read operation to over-taken operation read-accessing same memory location, Filed with USPTO February 1999, Issued as US patent 6189088 in February 2000.

E. Altman, M. Gschwind, Method and apparatus for reordering memory operations along multiple execution paths in a processor, Filed with USPTO August 1999, Issued as US patent 6381691 in April 2002.

M. Gschwind, S. Sathaye, Method and apparatus for implementing execution predicates in a computer processing system, Filed with USPTO August 1999, Issued as US patent 6513109 in February 2003.

K. Ebcioglu, E. Altman, S. Sathaye, M. Gschwind, Execution-Based Scheduling for VLIW Architectures, Europar '99 (P. Amestoy, P. Berger, M. Dayde, I. Duff, V. Fraysse, L. Giraud, D. Ruiz, eds.), pp. 1269-1280, Lecture Notes in Computer Science 1685, Springer-Verlag 1999.

B.S. Yang, S.M. Moon, S. Park, J. Lee, S. Lee, J. Park, Y. C. Chung, S. Kim, K. Ebcioglu, E. Altman, LaTTe: A Java VM Just-in-Time Compiler with Fast and Efficient Register Allocation, International Conference on Parallel Architectures and Compilation Techniques (PACT ’99), pp. 128-138, IEEE Computer Society Press, October 1999.

K. Ebcioglu, E.R. Altman, S. Sathaye, and M. Gschwind, Optimizations and Oracle Parallelism with Dynamic Translation, 32nd Annual International Symposium on Microarchitecture, Haifa, Israel, November 1999.

E. Altman, M. Gschwind, S. Sathaye, S. Kosonocky, A. Bright, J. Fritts, P. Ledak, D. Appenzeller, C. Agricola, Z. Filan, BOA: The Architecture of a Binary Translation Processor, IBM Research Report RC 21665, Yorktown Heights, NY, December 1999.

E. Altman, K. Ebcioglu, M. Gschwind, S. Sathaye, Efficient Instruction scheduling with precise exceptions, IBM Research Report RC22957, Yorktown Heights, NY, December 1999.

M. Gschwind, Method and apparatus for the selective scoreboarding of computation results, IBM Invention Disclosure YOR8-2000-0004, Yorktown Heights, NY, January 2000. (IBM Technical Disclosure Bulletin 2001-01.)

E.R. Altman, D. Kaeli, Y. Sheffer, Welcome to the Opportunities of Binary Translation, IEEE Computer, Volume 33, Issue 3, pp. 40-45, March 2000.

M. Gschwind, E.R. Altman, S. Sathaye, P. Ledak, D. Appenzeller, Dynamic and Transparent Binary Translation, IEEE Computer, Volume 33, Issue 3, pp. 54-59, March 2000.

E. Altman, K. Ebcioglu, M. Gschwind, S. Sathaye, Methods and apparatus for reordering and renaming memory references in a multiprocessor computer system, Filed with USPTO March 2000, Issued as US patent 6349361 in February 2002.

E.R. Altman, K. Ebcioglu, Full System Binary Translation: RISC to VLIW, IBM Research Report RC23262, Yorktown Heights, NY, March 2000.

E.R. Altman, K. Ebcioglu, Simulation and Debugging of Full System Binary Translation, IBM Research Report RC23283, Yorktown Heights, NY, March 2000.

M. Gschwind, K. Ebcioglu, E. Altman, and S. Sathaye, Binary Translation and Architecture Convergence Issues for IBM S/390, International Conference on Supercomputing 2000, May 2000, Santa Fe, New Mexico, pp. 336-347, ACM Press.

S.I. Lee, B.S. Yang, S. Kim, S. Park, S.M. Moon, K. Ebcioglu, and E. Altman, Efficient Java Exception Handling in Just-in-Time Compilation, ACM 2000 Java Grande Conference, San Francisco, California, June 2000.

K. Ebcioglu, E.R. Altman, M. Gschwind, S. Sathaye, Dynamic Binary Translation and Optimization, IBM Research Report RC22025, Yorktown Heights, NY, July 2000.

E.R. Altman, K. Ebcioglu, Simulation and Debugging of Full System Binary Translation, Proceedings of the International Society for Computers and Their Applications 13th International Conference (G. Chaudhry and E. Sha, eds.), Las Vegas, Nevada, USA, August 2000, pp. 446-453. (ISBN 1-880843-34-X.)

M. Gschwind, E. Altman, On Achieving Precise Exceptions Semantics in Dynamic Optimization, IBM Research Report RC21900, Yorktown Heights, NY, December 2000.

Michael Gschwind, Stephen Kosonocky, Erik Altman, High Frequency Pipeline Architecture Using the Recirculation Buffer, IBM Research Report RC 23113, Yorktown Heights, NY, March 2001.

E. Altman, K. Ebcioglu, M. Gschwind, D. Luick, Method and apparatus for transferring control in a computer system with dynamic compilation capability, Filed with USPTO May 2001.

K. Ebcioglu, E.R. Altman, M. Gschwind, S. Sathaye, Dynamic Binary Translation and Optimization, IEEE Transactions on Computers, Volume 50, Issue 6, pp. 529 - 548, June 2001.

E.R. Altman, K. Ebcioglu, M. Gschwind, S. Sathaye, Advances and Future Challenges in Binary Translation and Optimization, Proceedings of the IEEE, Special Issue on Microprocessor Architecture and Compiler Technology, pp. 1710-1722, November 2001.

M. Gschwind, E.R. Altman, Precise Exception Semantics in Dynamic Optimization 2002 Symposium on Compiler Construction (CC 2002), Grenoble, France, April 2002.

M. Gschwind, E.R. Altman, Inherently Lower Complexity Architectures using Dynamic Optimization, IBM Research Report RC22442, Yorktown Heights, NY, May 2002.

M. Gschwind, E.R. Altman, Inherently Lower Complexity Architectures using Dynamic Optimization, Workshop on Complexity-Effective Design in conjunction with the 29th Annual International Symposium on Computer Architecture (ISCA 2002), Anchorage, AK, May 2002.

E.R. Altman, M. Gschwind, BOA: A Second Generation DAISY Architecture, Tutorial, 31st Annual International Symposium on Computer Architecture (ISCA 2004), Munich, Germany, June 2004. (foils for B/W printing)

IEEE - Copyright © 1990-2004 by IEEE. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit. To copy otherwise, to republish, to post on servers, or to redistribute to lists, requires prior specific permission and/or a fee.

ACM - Copyright © 1990-2004 by Association for Computing Machinery, Inc. Permission to make digital or hard copies of part of all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage. To copy otherwise, to republish, to post on servers, or to redistribute to lists, requires prior specific permission and/or a fee.