IBM®
Skip to main content
    Country/region [change]    Terms of use
 
 
 
    Home    Products    Services & solutions    Support & downloads    My account    

IBM Journal of Research and Development
Soft Errors in Circuits and Systems   Volume 52, Number 3, 2008
Table of contents: HTMLPDF This article: HTMLPDF   Copyright info

Circuit design and modeling for soft errors - References

 by A. KleinOsowski,
E. H. Cannon,
P. Oldiges,
and L. Wissel
References

  1. E. M. Buturla, P. E. Cottrell, B. M. Grossman, and K. A. Salsburg, “Finite-Element Analysis of Semiconductor Devices: The FIELDAY Program,” IBM J. Res. & Dev. 25, No. 4, 218–231 (1981).
  2. M. Ieong, R. Logan, and J. Slinkman, “Efficient Quantum Correction Model for Multi-dimensional CMOS Simulations,” Proceedings of SISPAD, 1998, pp. 129–132.
  3. P. Oldiges, R. Dennard, D. Heidel, B. Klaasen, F. Assaderaghi, and M. Ieong, “Theoretical Determination of the Temporal and Spatial Structure of alpha-Particle Induced Electron-Hole Pair Generation in Silicon,” IEEE Trans. Nucl. Sci. 47, No. 6, 2575–2579 (2000).
  4. H. H. K. Tang, “SEMM-2: A New Generation of Single-Event-Effect Modeling Tools,” IBM J. Res. & Dev. 52, No. 3, 233–244 (2008, this issue).
  5. University of California at Berkeley, “BSIMSOI User's Guide,” Available at http://www-device.eecs.berkeley.edu/~bsimsoi/arch_ftp.html.
  6. L. W. Massengill, E. V. Kerns, Jr., S. E. Kerns, and M. L. Alles, “Single-Event Charge Enhancement in SOI Devices,” IEEE Electron Device Lett. 11, No. 2, 98–99 (1990).
  7. G. R. Srinivasan, P. C. Murley, and H. K. Tang, “Accurate, Predictive Modeling of Soft Error Rate Due to Cosmic Rays and Chip Alpha Radiation,” Proceedings of the 32nd Annual IEEE International Reliability Physics Symposium, April 11–14, 1994, pp. 12–16.
  8. S. DasGupta, A. F. Witulski, B. L. Bhuva, M. L. Alles, L. W. Massengill, O. A. Amusan, J. R. Ahlbin, R. D. Schrimpf, and R. A. Reed, “Trends in Pulse Widths and Pulse Shapes of a Commercial Deep Submicron CMOS Process at 90 nm,” presented at the Single Event Effects Symposium, February 2007.
  9. A. KleinOsowski, P. Oldiges, R. Q. Williams, and P. M. Solomon, “Modeling Single-Event Upsets in 65-nm Silicon-on-Insulator Semiconductor Devices,” IEEE Trans. Nucl. Sci. 53, No. 6, 3321–3328 (2006).
  10. T. Heijmen, P. Roche, G. Gasiot, and K. R. Forbes, “A Comparative Study on the Soft-Error Rate of Flip-Flops from 90-nm Production Libraries,” 44th Annual IEEE International Reliability Physics Symposium Proceedings, March 2006, pp. 204–211.
  11. M. P. Baze, J. Wert, J. W. Clement, M. G. Hubert, A. Witulski, O. A. Amusan, L. Massengill, and D. McMorrow, “Propagating SET Characterization Technique for Digital CMOS Libraries,” IEEE Trans. Nucl. Sci. 53, No. 6, 3472–3478 (2006).
  12. P. C. Murley and G. R. Srinivasan, “Soft-Error Monte Carlo Modeling Program, SEMM,” IBM J. Res. & Dev. 40, No. 1, 109–118 (1996).
  13. H. H. K. Tang and E. H. Cannon, “SEMM-2: A Modeling System for Single Event Upset Analysis,” IEEE Trans. Nucl. Sci. 51, No. 6, 3342–3348 (2004).
  14. H. H. K. Tang, “Nuclear Physics of Cosmic Ray Interaction with Semiconductor Materials: Particle-Induced Soft Errors from a Physicist's Perspective,” IBM J. Res. & Dev. 40, No. 1, 91–108 (1996).
  15. H. H. K. Tang, G. R. Srinivasan, and N. Azziz, “Cascade Statistical Model for Nucleon-Induced Reactions on Light Nuclei in the Energy Range 50 MeV–1 GeV,” Phys. Rev. C 42, No. 4, 1598–1622 (1990).
  16. C. M. Perey and F. G. Perey, “Compilation of Phenomenological Optical-Model Parameters 1969–1970,” Nuclear Data Tables, Vol. A10, 1972.
  17. G. R. Satchler, Direct Nuclear Reactions, Clarendon Press, Oxford, 1983.
  18. R. Baumann, “Soft Errors in Advanced Semiconductor Devices—Part I: The Three Radiation Sources,” IEEE Trans. Device Mater. Rel. 1, No. 1, 17–22 (2001).
  19. E. H. Cannon, D. D. Reinhardt, M. S. Gordon, and P. S. Makowenskyj, “SRAM SER in 90, 130, and 180 nm Bulk and SOI Technologies,” Proceedings of the 42nd Annual IEEE International Reliability Physics Symposium, April 2004, pp. 300–304.
  20. P. Roche and G. Gasiot, “Impacts of Front-End and Middle-End Process Modifications on Terrestrial Soft Error Rate,” IEEE Trans. Device Mater. Rel. 5, No. 3, 382–396 (2005).
  21. T. Calin, M. Nicolaidis, and R. Velazco, “Upset Hardened Memory Design for Submicron CMOS Technology,” IEEE Trans. Nucl. Sci. 43, No. 6, 2874–2878 (1996).
  22. A. J. Drake, A. KleinOsowski, and A. K. Martin, “A Self-Correcting Soft Error Tolerant Flop-Flop,” 12th NASA Symposium on VLSI Design, October 4–5, 2005.
  23. D. C. Bossen, A. Kitamorn, K. F. Reick, and M. S. Floyd, “Fault-Tolerant Design of the IBM pSeries 690 System Using POWER4 Processor Technology,” IBM J. Res. & Dev. 46, No. 1, 77–86 (2002).
  24. J. Friedrich, B. McCredie, N. James, B. Huott, B. Curran, E. Fluhr, G. Mittal, et al., “Design of the Power6 Microprocessor,” IEEE International Solid-State Circuits Conference, Digest of Technical Papers, February 2007, pp. 96–97.
  25. B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Joyner, “POWER5 System Microarchitecture,” IBM J. Res. & Dev. 49, No. 4/5, 505–521 (2005).
  26. L. Spainhower and T. A. Gregg, “G4: A Fault-Tolerant CMOS Mainframe,” Twenty-eighth Annual International Symposium on Fault-Tolerant Computing, Digest of Papers, June 23–25, 1998, pp. 432–440.
  27. J. A. Blome, S. Mahlke, D. Bradley, and K. Flautner, “A Microarchitectural Analysis of Soft Error Propagation in a Production-Level Embedded Microprocessor,” The First Workshop on Architectural Reliability (WAR), November 2005.


    About IBM    Privacy    Contact