IBM®
Skip to main content
    Country/region [change]    Terms of use
 
 
 
    Home    Products    Services & solutions    Support & downloads    My account    

IBM Journal of Research and Development
Advanced Silicon Technology   Volume 50, Number 4/5, 2006
Table of contents: HTMLPDF This article: HTMLPDF   Copyright info

Germanium channel MOSFETs: Opportunities and challenges - References

 by H. Shang,
M. M. Frank,
E. P. Gusev,
J. O. Chu,
S. W. Bedell,
K. W. Guarini,
and M. Ieong
References

  1. S. Takagi, T. Mizuno, T. Tezuka, N. Sugiyama, T. Numata, K. Usuda, Y. Moriyama, S. Nakaharai, J. Koga, A. Tanabe, N. Hirashita, and T. Maeda, “Channel Structure Design, Fabrication and Carrier Transport Properties of Strained Si/SiGe-On-Insulator (Strained-SOI) MOSFETS,” IEDM Tech. Digest, p. 57 (2003).
  2. H. Shang, H. Okorn-Schmidt, K. K. Chan, M. Copel, J. A. Ott, P. M. Kozlowski, S. E. Steen, S. A. Cordes, H.-S. P. Wong, E. C. Jones, and W. E. Haensch, “High Mobility p-Channel Germanium MOSFETs with a Thin Ge Oxynitride Gate Dielectric,” IEDM Tech. Digest, p. 441 (2002).
  3. C. O. Chui, H. Kim, D. Chi, B. Triplett, P. C. McIntyre, and K. C. Saraswat, “A Sub-400°C Germanium MOSFET Technology with High-k Dielectric and Metal Gate,” IEDM Tech. Digest, p. 437 (2002).
  4. C. H. Huang, M. Y. Yang, A. Chin, W. J. Chen, C. X. Zhu, B. J. Cho, M.-F. Li, and D. L. Kwong, “Very Low Defects and High Performance Ge-on-Insulator p-MOSFET's with Al2O3 Gate Dielectrics,” Symp. VLSI Technol., pp. 119–120 (2003).
  5. W. P. Bai, N. Lu, J. Liu, A. Ramirez, D. L. Kwong, D. Wristers, A. Ritenour, L. Lee, and D. Antoniadis, “Ge MOS Characteristics with CVD HfO2 Gate Dielectrics and TaN Gate Electrode,” Symp. VLSI Technol., pp. 121–122 (2003).
  6. C. O. Chui, F. Ito, and K. C. Saraswat, “Scalability and Electrical Properties of Germanium Oxynitride MOS Dielectrics,” IEEE Electron Device Lett. 25, No. 9, 613–615 (2004).
  7. O. J. Gregory, E. E. Crisman, L. Pruitt, D. J. Hymes, and J. J. Rosenberg, “Electrical Characterization of Some Native Insulators on Germanium,” Mater. Res. Soc. Symp. Proc. 76, 307–311 (1987).
  8. D. J. Hymes and J. J. Rosenberg, “Growth and Materials Characterization of Native Germanium Oxynitride Thin Films on Germanium,” J. Electrochem. Soc. 135, 961–965 (1988).
  9. H. Shang, H. Okorn-Schmidt, K. K. Chan, M. Copel, J. A. Ott, P. M. Kozlowski, S. E. Steen, S. A. Cordes, H.-S. P. Wong, E. C. Jones, and W. E. Haensch, “Electrical Characterization of Germanium p-Channel MOSFETs,” IEEE Electron Device Lett. 24, 242–244 (2003).
  10. D. Bodlaki, H. Yamamoto, D. H. Waldeck, and E. Borguet, “Ambient Stability of Chemically Passivated Germanium Interfaces,” Surf. Sci. 543, 63–74 (2003).
  11. X.-J. Zhang, G. Xue, A. Agarwal, R. Tsu, M.-A. Hasan, J. E. Greene, and A. Rockett, “Thermal Desorption of Ultraviolet-Ozone Oxidized Ge (001) for Substrate Cleaning,” J. Vac. Sci. Technol. A 11, No. 5, 2553 (1993).
  12. J. J.-H. Chen, N. Bojarczuk, H. Shang, M. Copel, J. Hannon, J. Karasinski, E. Preisler, S. K. Banerjee, and S. Guha, “Ultrathin Al2O3 and HfO2 Gate Dielectric on Surface-Nitrided Ge,” IEEE Trans. Electron Devices 51, 1441 (2004).
  13. C. O. Chui, H. Kim, P. McIntyre, and K. C. Saraswat, “Atomic Layer Deposition of High-k Dielectric for Germanium MOS Applications—Substrate Surface Preparation,” IEEE Electron Device Lett. 25, 274 (2004).
  14. E. P. Gusev, H. Shang, M. Copel, M. Gribelyuk, C. D'Emic, P. Kozlowski, and T. Zabel, “Microstructure and Thermal Stability of HfO2 Gate Dielectric Deposited on Ge (100),” Appl. Phys. Lett. 85, 2334 (2004).
  15. H. Shang, E. Gousev, M. Gribelyuk, J. O. Chu, P. M. Mooney, X. Wang, K. W. Guarini, and M. Ieong, “Fabrication, Device Design and Mobility Enhancement of Germanium Channel MOSFETs,” Proceedings of the International Conference on Solid State and Integrated Circuits Technology (ICSICT), 2004, pp. 306–309.
  16. N. Wu, Q. Zhang, C. Zhu, C. C. Yeo, S. J. Whang, D. S. H. Chan, M. F. Li, and B. J. Cho, “Effect of Surface NH3 Anneal on the Physical and Electrical Properties of HfO2 Films on Ge Substrate,” Appl. Phys. Lett. 84, 3741 (2004).
  17. N. Wu, Q. Zhang, C. Zhu, C. Yeo, S. J. Whang, D. S. H. Chan, M. F. Li, A. Chin, D. L. Kwong, A. Y. Du, C. H. Tung, and N. Balasubramanian, “Alternative Surface Passivation on Germanium for Metal-Oxide-Semiconductor Applications with High-k Gate Dielectric,” Appl. Phys. Lett. 85, 4127 (2004).
  18. S. J. Whang, S. J. Lee, F. Gao, N. Wu, C. X. Zhu, J. Pan, L. J. Tang, and D. L. Kwong, “Germanium p- and n-MOSFETs Fabricated with Novel Surface Passivation (Plasma PH3 and Thin AlN) and TaN/HfO2 Gate Stack,” IEDM Tech. Digest, pp. 307–310 (2004).
  19. Z. H. Lu, “Air Stable Cl-Terminated Ge (111),” Appl. Phys. Lett. 68, No. 4, 520–522 (1996).
  20. G. W. Anderson, M. C. Hanf, P. R. Norton, Z. H. Lu, and M. J. Graham, “The S-Passivation of Ge (100)–1x1,” Appl. Phys. Lett. 9, 1123 (1995).
  21. K. Lee, F. Cardone, P. Saunders, P. Kozlowski, P. Ronsheim, H. Zhu, J. Li, J. Chu, K. Chan, and M. Ieong, “20 nm N+ Abrupt Junction Formation in Strained Si/Si1−x/Gex/MOS Device,” IEDM Tech. Digest, p. 481 (2003).
  22. C. O. Chui, H. Kim, P. C. McIntyre, and K. C. Saraswat, “A Germanium NMOSFET Process Integrating Metal Gate and Improved Hi-k Dielectrics,” IEDM Tech. Digest, pp. 18.3.1–18.3.4 (2003).
  23. H. Shang, K. Lee, P. Kozlowski, C. D'Emic, I. Babich, E. Sikorski, M. Ieong, H.-S. P. Wong, and W. Haensch, “Self-Aligned N-Channel Germanium MOSFETs with a Thin Ge Oxynitride Gate Dielectric and Tungsten Gate,” IEEE Electron Device Lett. 25, No. 3, 135–137 (2004).
  24. C. O. Chui, L. Kulig, J. Moran, W. Tsai, and K. C. Saraswat, “Germanium n-Type Shallow Junction Dependences,” Appl. Phys. Lett. 87, No. 9, 1909 (2005).
  25. P. Solomon, D. J. Frank, J. Jopling, C. D'Emic, O. Dokumaci, P. Ronsheim, and W. Haensch, “Tunnel Current Measurements on P/N Junction Diodes and Implications for Future Device Design,” IEDM Tech. Digest, pp. 9.3.1–9.3.4 (2003).
  26. T. Krishnamohan, Z. Krivokapic, K. Uchida, Y. Nishi, and K. C. Saraswat, “Low Defect Ultra-Thin Fully Strained-Ge MOSFET on Relaxed Si with High Mobility and Low Band-to-Band Tunneling,” Symp. VLSI Technol., p. 82 (2005).
  27. O. Weber, Y. Bogumilowica, T. Ernst, J.-M. Hartmann, F. Ducroquet, F. Andrieu, C. Dupre, L. Clavelier, C. Le Royer, N. Cherkashin, M. Hytch, D. Rouchon, H. Dansas, A.-M. Papon, V. Carron, C. Tabone, and S. Deleonibus, “Strained Si and Ge MOSFETs with High-K/Metal Gate Stack for High Mobility Dual Channel CMOS,” IEDM Tech. Digest, pp. 143–146 (2005).
  28. F. A. Trumbore, “Solid Solubilities of Impurity Elements in Germanium and Silicon,” Bell Syst. Tech. J., p. 205 (1960).
  29. R. People, “Physics and Applications of GexSi1−x/Si Strained-Layer Heterostructures,” IEEE J. Quantum Electron. QE-22, 1696 (1986).
  30. A. Ritenour, S. Yu, M. L. Lee, N. Lu, W. Bai, A. Pitera, E. A. Fitzgerald, D. L. Kwong, and D. A. Antoniadis, “Epitaxial Strained Germanium P-MOSFETs with HfO2 Gate Dielectric and TaN Gate Electrode,” IEDM Tech. Digest, p. 433 (2003).
  31. M. Lee and E. A. Fitzgerald, “Optimized Strained Si/Strained Ge Dual-Channel Heterostructures for High Mobility p- and n-MOSFETs,” IEDM Tech. Digest, p. 429 (2003).
  32. T. Irisawa, S. Tokumitsu, T. Hattori, K. Nakagawa, S. Koh, and Y. Shiraki, “Ultrahigh Room-Temperature Hole Hall and Effective Mobility in Si0.3Ge0.7/Ge/Si0.3Ge0.7 Heterostructures,” Appl. Phys. Lett. 81, 847 (2002).
  33. T. Tezuka, S. Nakaharai, Y. Moriyama, N. Sugiyama, and S. Takagi, “Selectively-Formed High Mobility SiGe-on-Insulator pMOSFETs with Ge-Rich Strained Surface Channels Using Local Condensation Technique,” Symp. VLSI Technol., p. 198 (2004).
  34. H. Shang, J. O. Chu, X. Wang, P. M. Mooney, K. Lee, J. Ott, K. Rim, K. Chan, K. Guarini, and M. Ieong, “Channel Design and Mobility Enhancement in Strained Germanium Buried Channel MOSFETs,” Symp. VLSI Technol., p. 204 (2004).
  35. H. Shang, J. O. Chu, S. Bedell, E. P. Gusev, P. Jamison, Y. Zhang, J. A. Ott, M. Copel, D. Sadana, K. W. Guarini, and M. Ieong, “Selectively Formed High Mobility Strained Ge PMOSFETs for High Performance CMOS,” IEDM Tech. Digest, pp. 157–160 (2004).
  36. C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant, L. Dip, D. Triyoso, R. Hegde, D. Gilmer, R. Garcia, D. Roan, L. Lovejoy, R. Rai, L. Hebert, H. Tseng, B. White, and P. Tobin, “Fermi Level Pinning at the Poly Si/Metal Oxide Interface,” Symp. VLSI Technol., pp. 9–10 (2003).


    About IBM    Privacy    Contact