IBM®
Skip to main content
    Country/region [change]    Terms of use
 
 
 
    Home    Products    Services & solutions    Support & downloads    My account    

IBM Journal of Research and Development
Advanced Silicon Technology   Volume 50, Number 4/5, 2006
Table of contents: HTMLPDF This article: HTMLPDF   Copyright info

Ultralow-voltage, minimum-energy CMOS - References

 by S. Hanson,
B. Zhai,
K. Bernstein,
D. Blaauw,
A. Bryant,
L. Chang,
K. K. Das,
W. Haensch,
E. J. Nowak,
and D. M. Sylvester
References

  1. B. Paul, A. Raychowdhury, and K. Roy, “Device Optimization for Ultra-Low Power Digital Sub-Threshold Operation,” Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), Newport, RI, August 2004, pp. 96–101.
  2. K. Bernstein, D. J. Frank, A. E. Gattiker, W. Haensch, B. L. Ji, S. R. Nassif, E. J. Nowak, D. J. Pearson, and N. J. Rohrer, “High-Performance CMOS Variability in the 65-nm Regime and Beyond,” IBM J. Res. & Dev. 50, No. 4/5, 433–449 (2006, this issue).
  3. A. Bryant, J. Brown, P. Cottrell, M. Ketchen, J. Ellis-Monaghan, and E. J. Nowak, “Low Power CMOS at Vdd=4KT/q,” Proceedings of the Device Research Conference, Notre Dame, IN, June 2001, pp. 22–23.
  4. W. Haensch, E. J. Nowak, R. H. Dennard, P. M. Solomon, A. Bryant, O. H. Dokumaci, A. Kumar, X. Wang, J. B. Johnson, and M. V. Fischetti, “Silicon CMOS Devices Beyond Scaling,” IBM J. Res. & Dev. 50, No. 4/5, 339–361 (2006, this issue).
  5. J. Kim and K. Roy, “Double Gate-MOSFET Subthreshold Circuit for Ultralow Power Applications,” IEEE Trans. Electron Devices 51, No. 9, 1468–1474 (September 2004).
  6. J. Meindl and J. Davis, “The Fundamental Limit on Binary Switching Energy for Terascale Integration (TSI),” IEEE J. Solid-State Circuits 35, No. 10, 1515–1516 (October 2000).
  7. R. Swanson and J. Meindl, “Ion-Implanted Complementary MOS Transistors in Low-Voltage Circuits,” IEEE J. Solid-State Circuits 7, No. 2, 146–153 (April 1972).
  8. J. B. Burr, “Cryogenic Ultra Low Power CMOS,” Proceedings of the IEEE Symposium on Low Power Electronics, October 1995, pp. 82–83.
  9. B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, “The Limit of Dynamic Voltage Scaling and Insomniac DVS,” IEEE Trans. VLSI Syst. 13, No. 11, 1239–1252 (2005)..
  10. B. Calhoun and A. Chandrakasan, “Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits,” Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), Newport, RI, August 2004, pp. 90–95.
  11. A. Wang, A. Chandrakasan, and S. Kosonocky, “Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits,” Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Pittsburgh, PA, April 2002, pp. 5–9.
  12. L. Nazhandali, B. Zhai, J. Olson, A. Reeves, M. Minuth, R. Hefland, S. Pant, T. Austin, and D. Blaauw, “Energy Optimization of Subthreshold-Voltage Sensor Network Processors,” Proceedings of the International Symposium on Computer Architecture, Madison, WI, June 2005, pp. 197–207.
  13. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, “1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS,” IEEE J. Solid-State Circuits 30, No. 8, 847–854 (August 1995).
  14. J. Halter and F. Najm, “A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits,” Proceedings of the Custom Integrated Circuits Conference (CICC), Santa Clara, CA, May 1997, pp. 475–478.
  15. T. Kuroda, T. Fujita, S. Mita, T. Nagamatsu, S. Yoshioka, K. Suzuki, F. Sano, M. Norishima, M. Murota, M. Kako, M. Kinugawa, M. Kakumu, and T. Sakurai, “A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme,” IEEE J. Solid-State Circuits 31, No. 11, 1770–1779 (November 1996).
  16. J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De, “Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage,” IEEE J. Solid-State Circuits 37, No. 11, 1396–1402 (November 2002).
  17. T. Chen and S. Naffziger, “Comparison of Adaptive Body Bias (ABB) and Adaptive Supply Voltage (ASV) for Improving Delay and Leakage Under the Presence of Process Variation,” IEEE Trans. Very Large Scale Integration (VLSI) Syst. 11, No. 5, 888–899 (October 2003).
  18. T. Mizuno, J. Okamura, and A. Toriumi, “Experimental Study of Threshold Voltage Fluctuation Due to Statistical Variation of Channel Dopant Number in MOSFET's,” IEEE Trans. Electron Devices 41, No. 11, 2216–2221 (November 1994).
  19. B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, “Analysis and Mitigation of Variability in Subthreshold Design,” Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), San Diego, CA, August 2005, pp. 20–25.
  20. E. Seevinck, F. J. List, and J. Lohstroh, “Static-Noise Margin Analysis of MOS SRAM Cells,” IEEE J. Solid-State Circuits 22, No. 5, 748–754 (October 1987).
  21. A. J. Bhavnagarwala, X. Tang, and J. D. Meindl, “The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability,” IEEE J. Solid-State Circuits 36, No. 4, 658–665 (April 2001).
  22. H. Qin, Y. Cao, D. Markovic, A. Vladimirescu, and J. Rabaey, “Standby Supply Voltage Minimization for Deep Sub-Micron SRAM,” Microelectron. J. 36, No. 9, 789–800 (September 2005).
  23. L. Chang, D. M. Fried, J. Hergenrother, J. W. Sleight, R. H. Dennard, R. K. Montoye, L. Sekaric, S. J. McNab, A. W. Topol, C. D. Adams, K. W. Guarini, and W. Haensch, “Stable SRAM Cell Design for the 32 nm Node and Beyond,” Proceedings of the Symposium on VLSI Technology, June 2005, pp. 128–129.
  24. R. Gonzalez and M. Horowitz, “Energy Dissipation in General Purpose Microprocessors,” IEEE J. Solid State Circuits 31, No. 9, 1277–1284 (September 1996).
  25. A. Keshavarzi, S. Ma, S. Narendra, B. Bloechel, K. Mistry, T. Ghani, S. Borkar, and V. De, “Effectiveness of Reverse Body Bias for Leakage Control in Scaled Dual Vt CMOS ICs,” Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), Huntington Beach, CA, August 2001, pp. 207–212.
  26. D. E. Lackey, P. S. Zuchowski, T. R. Bednar, D. W. Stout, S. W. Gould, and J. M. Cohn, “Managing Power and Performance for System-on-Chip Designs Using Voltage Islands,” Proceedings of the International Conference on Computer Aided Design, San Jose, CA, November 2002, pp. 195–202.
  27. T. Burd and R. Broderson, “Design Issues for Dynamic Voltage Scaling,” Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), Rapallo/Portacino Coast, July 2000, pp. 9–14.
  28. M. Miyazaki, J. Kao, and A. Chandrakasan, “A 175mV Multiply–Accumulate Unit Using an Adaptive Supply Voltage and Body Bias (ASB) Architecture,” Proceedings of the International Solid-State Circuits Conference (ISSCC), February 2002, pp. 58–59 and p. 444.
  29. S. Shigematsu, S. Mutoh, Y. Matsuya, Y. Tanabe, and J. Yamada, “A 1-V High-Speed MTCMOS Circuit Scheme for Power-Down Application Circuits,” IEEE J. Solid-State Circuits 32, No. 6, 861–869 (June 1997).
  30. S. Kosonocky, M. Immediato, P. Cottrell, T. Hook, R. Mann, and J. Brown, “Enhanced Multi-Threshold (MTCMOS) Circuits Using Variable Well Bias,” Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), Huntington Beach, CA, August 2001, pp. 165–169.
  31. S. Gary, C. Dietz, J. Eno, G. Gerosa, Sung Park, and H. Sanchez, “The PowerPC 603 Microprocessor: A Low-Power Design for Portable Applications,” Proceedings of Compcon Spring '94, February/March 1994, pp. 307–315.
  32. R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen, “Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction,” Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO), San Diego, CA, December 2003, pp. 81–92.
  33. T. B. Hook, M. Breitwisch, J. Brown, P. Cottrell, D. Hoyniak, Chung Lam, and R. Mann, “Noise Margin and Leakage in Ultra-Low Leakage SRAM Cell Design,” IEEE Trans. Electron Devices 49, No. 8, 1499–1501 (August 2002).


    About IBM    Privacy    Contact