IBM®
Skip to main content
    Country/region [change]    Terms of use
 
 
 
    Home    Products    Services & solutions    Support & downloads    My account    

IBM Journal of Research and Development
Advanced Silicon Technology   Volume 50, Number 4/5, 2006
Table of contents: HTMLPDF This article: HTMLPDF   Copyright info

Silicon CMOS devices beyond scaling - References

 by W. Haensch,
E. J. Nowak,
R. H. Dennard,
P. M. Solomon,
A. Bryant,
O. H. Dokumaci,
A. Kumar,
X. Wang,
J. B. Johnson,
and M. V. Fischetti
References

  1. B. Hoeneisen and C. A. Mead, “Fundamental Limitations in Microelectronics—I. MOS Technology,” Solid State Electron. 15, 819–829 (1972).
  2. J. T. Wallmark, “Fundamental Physical Limitations in Integrated Electronic Circuits,” Inst. Phys. Conf. Ser., No. 25, pp. 133–167 (1975).
  3. C. Hu, “Gate Oxide Scaling Limits and Projections,” IEDM Tech. Digest, pp. 96–99 (1996).
  4. J. H. Stathis and D. J. DiMaria, “Reliability Projection for Ultra-Thin Oxides at Low Voltage,” IEDM Tech. Digest, pp. 167–170 (1998).
  5. A. Sai-Halasz, M. R. Wordeman, D. P. Kern, S. Rishton, and E. Ganin, “High Transconductance and Velocity Overshoot in NMOS Devices at the 0.1 mm Gate Length Level,” IEEE Electron Device Lett. EDL-9, p. 464 (1988).
  6. R. H. Dennard, F. H. Gaensslen, H.-N. Yu, V. L. Rideout, E. Bassous, and A. LeBlanc, “Design of Ion-Implanted MOSFETs with Very Small Physical Dimensions,” IEEE J. Solid-State Circuits SC-9, 256–268 (1974).
  7. Y. Taur, D. Buchanan, W. Chen, D. Frank, K. Ismail, S.-H. Lo, G. Sai-Halasz, R. Viswanathan, H.-J. C. Wann, S. Wind, and H.-S. Wong, “CMOS Scaling into the Nanometer Regime,” Proc. IEEE 85, 486–504 (1997).
  8. E. P. Gusev, V. Narayanan, and M. M. Frank, “Advanced High-κ Dielectric Stacks with PolySi and Metal Gates: Recent Progress and Current Challenges,” IBM J. Res. & Dev. 50, No. 4/5, 387–410 (2006, this issue).
  9. A. Lochtefeld and D. A. Antoniadis, “On Experimental Determination of Carrier Velocity in Deeply Scaled NMOS: How Close to the Thermal Limit?,” IEEE Electron Device Lett. 22, 95–97 (2001).
  10. M. V. Fischetti and S. E. Laux, “Long-Range Coulomb Interactions in Small Si Devices. Part I: Performance and Reliability,” J. Appl. Phys. 89, No. 2, 1205–1231 (2001).
  11. G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-K Gate Dielectrics: Current Status and Materials Properties Considerations,” J. Appl. Phys. 89, 5243 (2001).
  12. M. V. Fischetti, D. A. Neumayer, and E. A. Cartier, “Reduction of the Electron Mobility in High-k MOS Systems Caused by Remote Optical,” High-k Gate Dielectrics, Michael Houssa, Ed., Institute of Physics, 2004, pp. 397–430.
  13. K. Rim, J. L. Hoyt, and J. F. Gibbons, “Transconductance Enhancement in Deep Submicron Strained-Si 12-MOSFETs,” IEDM Tech. Digest, pp. 707–710 (1998).
  14. S. Thompson, N. Anand, M. Armstrong, C. Auth, B. Arcot, M. Alavi, P. Bai, J. Bielefeld, R. Bigwood, J. Brandenburg, M. Buehler, S. Cea, V. Chikarmane, C. Choi, R. Frankovic, T. Ghani, G. Glass, W. Han, T. Hoffmann, M. Hussein, P. Jacob, A. Jain, C. Jan, S. Joshi, C. Kenyon, J. Klaus, S. Klopcic, J. Luce, Z. Ma, B. Mcintyre, K. Mistry, A. Murthy, P. Nguyen, H. Pearson, T. Sandford, R. Schweinfurth, R. Shaheed, S. Sivakumar, M. Taylor, B. Tufts, C. Wallace, P. Wang, C. Weber, and M. Bohr, “A 90 nm Logic Technology Featuring 50nm Strained Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and 1 μm2 SRAM Cell,” IEDM Tech. Digest, pp. 61–64 (2002).
  15. H. S. Yang, R. Malik, S. Narasimha, Y. Li, R. Divakaruni, P. Agnello, S. Allen, A. Antreasyan, J. C. Arnold, K. Bandy, M. Belyansky, A. Bonnoit, G. Bronner, V. Chan, X. Chen, Z. Chen, D. Chidambarrao, A. Chou, W. Clark, S. W. Crowder, B. Engel, H. Harifuchi, S. F. Huang, R. Jagannathan, F. F. Jamin, Y. Kohyama, H. Kuroda, C. W. Lai, H. K. Lee, W.-H. Lee, E. H. Lim, W. Lai, A. Mallikarjunan, K. Matsumoto, A. McKnight, J. Nayak, H. Y. Ng, S. Panda, R. Rengarajan, M. Steigerwalt, S. Subbanna, K. Subramanian, J. Sudijono, G. Sudo, S.-P. Sun, B. Tessier, Y. Toyoshima, P. Tran, R. Wise, R. Wong, I. Y. Yang, C. H. Wann, L. T. Su, M. Horstmann, Th. Feudel, A. Wei, K. Frohberg, G. Burbach, M. Gerhardt, M. Lenski, R. Stephan, K. Wieczorek, M. Schaller, H. Salz, J. Hohage, H. Ruelke, J. Klais, P. Huebler, S. Luning, R. van Bentum, G. Grasshoff, C. Schwan, E. Ehrichs, S. Goad, J. Buller, S. Krishnan, D. Greenlaw, M. Raab, and N. Kepler, “Dual Stress Liner for High Performance Sub-45nm Gate Length SOI CMOS Manufacturing,” IEDM Tech. Digest, pp. 1075–1078 (2004).
  16. M. Yang, M. Ieong, L. Shi, K. Chan, V. Chan, A. Chou, E. Gusev, K. Jenkins, D. Boyd, Y. Ninomiya, D. Pendleton, Y. Surpris, D. Heenan, J. Ott, K. Guarini, C. D'Emic, M. Cobb, P. Mooney, B. To, N. Rovedo, J. Benedict, R. Mo, and H. Ng, “High Performance CMOS Fabricated on Hybrid Substrate with Different Crystal Orientations,” IEDM Tech. Digest, pp. 453–456 (2003).
  17. D. Burger and J. R. Goodman, “Billion-Transistor Architectures: There and Back Again,” IEEE Computer, p. 22 (2004).
  18. R. C. Chu, R. E. Simons, M. J. Ellsworth, R. R. Schmidt, and V. Cozzolino, “Review of Cooling Technologies for Computer Products,” IEEE Trans. Device & Mater. Reliabil. 4, 568 (2004).
  19. G. Baccarani, M. R. Wordeman, and R. H. Dennard, “Generalized Scaling Theory and Its Application to a 1/4 Micrometer MOSFET Design,” IEEE Trans. Electron Devices ED-31, 452 (1984).
  20. D. J. Frank, W. Haensch, G. Shahidi, and O. H. Dokumaci, “Optimizing CMOS Technology for Maximum Performance,” IBM J. Res. & Dev. 50, No. 4/5, 419–431 (2006, this issue).
  21. C.-T. Chuang, K. Bernstein, R. V. Joshi, R. Puri, K. Kim, E. J. Nowak, T. Ludwig, and I. Aller, “Scaling Planar Silicon Devices,” IEEE Circuits & Devices Mag. 20, 6–19 (2004).
  22. E. J. Nowak, “Maintaining the Benefits of CMOS Scaling When Scaling Bogs Down,” IBM J. Res. & Dev. 46, No. 2/3, 169–180 (2002).
  23. M. H. Na, E. J. Nowak, W. Haensch, and J. Cai, “The Effective Drive Current in CMOS Inverters,” IEDM Tech. Digest, pp. 121–124 (2002).
  24. P. Bai, C. Auth, S. Balakrishnan, M. Bost, R. Brain, V. Chikarmane, R. Heussner, M. Hussein, J. Hwang, D. Ingerly, R. James, J. Jeong, C. Kenyon, E. Lee, S.-H. Lee, N. Lindert, M. Liu, Z. Ma, T. Marieb, A. Murthy, R. Nagisetty, S. Natarajan, J. Neirynck, A. Ott, C. Parker, J. Sebastian, R. Shaheed, S. Sivakumar, J. Steigerwald, S. Tyagi, C. Weber, B. Woolery, A. Yeoh, K. Zhang, and M. Bohr, “A 65 nm Logic Technology Featuring 35 nm Gate Lengths, Enhanced Channel Strain, 8 Cu Interconnect Layers, Low-k ILD and 0.57 μm2 SRAM Cell,” IEDM Tech. Digest, pp. 657–660 (2004).
  25. D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S. P. Wong, “Device Scaling Limits of Si MOSFETs and Their Application Dependencies,” Proc. IEEE 89, 259–288 (2001).
  26. M. Ieong, R. Logan, and J. Slinkman, “Efficient Quantum Correction Model for Multi-Dimensional CMOS Simulations,” SISPAD'98 Tech. Digest, pp. 129–132 (1998).
  27. M. B. Ketchen and M. Bhushan, “Product-Representative ‘At Speed’ Test Structures for CMOS Characterization,” IBM J. Res. & Dev. 50, No. 4/5, 451–468 (2006, this issue).
  28. R. Dennard, J. Cai, and A. Kumar, “A Perspective on Today's Scaling Challenges and Possible Future Directions,” presented at the Conference on the ULtimate Integration of Silicon (ULIS), Grenoble, France, 2006.
  29. H.-S. P. Wong, D. J. Frank, and P. M. Solomon, “Device Design Considerations for Double-Gate, Ground-Plane, and Single-Gated Ultra-Thin SOI MOSFET's at the 25 nm Channel Length Generation,” IEDM Tech. Digest, pp. 407–410 (1998).
  30. D. J. Frank, S. E. Laux, and M. V. Fischetti, “Monte Carlo Simulation of a 30 nm Dual-Gate MOSFET: How Far Can Si Go?,” IEDM Tech. Digest, p. 553 (1992).
  31. D. Hisamoto, T. Kaga, Y. Kawamoto, and E. Takeda, “A Fully Depleted Lean-Channel Transistor (DELTA)—A Novel Vertical Ultra Thin SOI MOSFET,” IEDM Tech. Digest, pp. 833–836 (1989).
  32. K. Sunouchi, H. Takato, N. Okabe, T. Yamada, T. Ozaki, S. Inoue, K. Hashimoto, K. Hieda, A. Nitayama, F. Horiguchi, and F. Masuoka, “A Surrounding Gate Transistor Cell for 64/256 Mbit DRAMs,” IEDM Tech. Digest, pp. 23–36 (1989).
  33. X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, “Sub 50-nm FinFET: PMOS,” IEDM Tech. Digest, pp. 67–70 (1999).
  34. J. Kedzierski, D. M. Fried, E. J. Nowak, T. Kanarsky, J. H. Rankin, H. Hanafi, W. Natzle, D. Boyd, Y. Zhang, R. A. Roy, J. Newbury, C. Yu, Q. Yang, P. Saunders, C. P. Willets, A. Johnson, S. P. Cole, H. E. Young, N. Carpenter, D. Rakowski, B. A. Rainey, P. E. Cottrell, M. Ieong, and H.-S. P. Wong, “High-Performance Symmetric-Gate and CMOS-Compatible Vt Asymmetric-Gate FinFET Devices,” IEDM Tech. Digest, pp. 437–440 (2001).
  35. T. Park, S. Choi, D. H. Lee, J. R. Yoo, B. C. Lee, J. Y. Kim, C. G. Lee, K. K. Chi, S. H. Hong, S. J. Hynn, Y. G. Shin, J. N. Han, I. S. Park, U. I. Chung, J. T. Moon, E. Yoon, and J. H. Lee, “Fabrication of Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers,” Symp. VLSI Technol., pp. 135–136 (2003).
  36. B. Doyle, B. Boyanov, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, R. Rios, and R. Chau, “Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout,” Symp. VLSI Technol., pp. 133–134 (2003).
  37. K. W. Guarini, P. M. Solomon, Y. Zhang, K. K. Chan, E. C. Jones, G. M. Cohen, A. Krasnoperova, M. Ronay, O. Dokumaci, J. J. Bucchignano, C. Cabral, Jr., C. Lavoie, V. Ku, D. C. Boyd, K. S. Petrarca, I. V. Babich, J. Treichler, P. M. Kozlowski, J. S. Newbury, C. P. D'Emic, R. M. Sicina, and H.-S. Wong, “Triple-Self-Aligned, Planar Double-Gate MOSFETs: Devices and Circuits,” IEDM Tech. Digest, pp. 425–428 (2001).
  38. A. J. Bhavnagarwala, X. Tang, and J. D. Meindl, “Impact of Intrinsic Fluctuations on CMOS SRAM Cell Stability,” IEEE J. Solid-State Circuits 36, No. 4, 658–665 (2001).
  39. D. J. Frank, Y. Taur, M. Ieong, and H.-S. P. Wong, “Monte Carlo Modeling of Threshold Variation Due to Dopant Fluctuations,” Symp. VLSI Technol., pp. 169–170 (1999).
  40. S. A. Mujtaba, “Advanced Mobility Models for Design and Simulation of Deep Submicron MOSFETs,” Ph.D. dissertation, Stanford University, CA, 1995.
  41. K. Uchida, H. Watanabe, A. Kinoshita, J. Koga, T. Numata, and S. Takagi, “Experimental Study on Carrier Transport Mechanism in Ultrathin-Body SOI n- and p-MOSFETs with SOI Thickness Less Than 5 nm,” IEDM Tech. Digest, pp. 47–50 (2002).
  42. D. Esseni, A. Abramo, L. Selmi, and E. Sangiorgi, “Study of Low Field Electron Transport in Ultra-Thin Single and Double Gate SOI MOSFETs,” IEDM Tech. Digest, pp. 719–722 (2002).
  43. H. Sakaki, T. Noda, K. Hirikawa, M. Tanaka, and T. Matsusue, “Interface Roughness Scattering in GaAs/AlAs Quantum Well,” Appl. Phys. Lett. 51, No. 23, 1934–1936 (1987).
  44. M. V. Fischetti, F. Gamizy, and W. Haensch, “On the Enhanced Electron Mobility in Strained-Silicon Inversion Layers,” J. Appl. Phys. 92, No. 12, 7320 (2002).
  45. M. V. Fischetti, Z. Ren, P. M. Solomon, M. Yang, and K. Rim, “Six-Band k.p Calculation of the Hole Mobility in Silicon Inversion Layers: Dependence on Surface Orientation, Strain, and Silicon Thickness,” J. Appl. Phys. 94, 1079–1095 (2003).
  46. C.-H. Chen, T. L. Lee, T. H. Hou, C. L. Chen, C. C. Chen, J. W. Hsu, K. L. Cheng, Y. H. Chiu, H. J. Tao, Y. Jin, C. H. Diaz, S. C. Chen, and M.-S. Liang, “Stress Memorization Technique (SMT) by Selectively Strained Nitride Capping for Sub-65 nm High-Performance Strained-Si Device Application,” Symp. VLSI Technol., p. 56 (2004).
  47. K. Rim, K. Chan, L. Shi, D. Boyd, J. Ott, N. Klymko, F. Cardone, L. Tai, S. Koester, M. Cobb, D. Canaperi, B. To, E. Duch, I. Babich, R. Carruthers, P. Saunders, G. Walker, Y. Zhang, M. Steen, and M. Ieong, “Fabrication and Mobility Characteristics of Ultra-Thin Strained Si Directly on Insulator (SSDOI) MOSFETs,” IEDM Tech. Digest, pp. 47–52 (2003).
  48. A. Oishi, O. Fujii, T. Yokoyama, K. Ota, T. Sanuki, H. Inokuma, K. Eda, T. Idaka, H. Miyajima, S. Iwasa, H. Yamasaki, K. Oouchi, K. Matsuo, H. Nagano, T. Komoda, Y. Okayama, T. Matsumoto, K. Fukasaku, T. Shimizu, K. Miyano, T. Suzuki, K. Yahashi, A. Horiuchi, Y. Takegawa, K. Saki, S. Mori, K. Ohno, I. Mizushima, M. Saito, M. Iwai, S. Yamada, N. Nagashima, and F. Matsuoka, “High Performance CMOSFET Technology for 45 nm Generation and Scalability of Stress-Induced Mobility Enhancement Technique,” IEDM Tech. Digest, pp. 239–242 (2005).
  49. T. Sanuki, A. Oishi, Y. Morimasa, S. Aota, T. Kinoshita, R. Hasumi, Y. Takegawa, K. Isobe, H. Yoshimura, M. Iwai, K. Sunouchi, and T. Noguchi, “Scalability of Strained Silicon CMOSFET and High Drive Current Enhancement in the 40 nm Gate Length Technology,” IEDM Tech. Digest, pp. 65–68 (2003).
  50. G. Eneman, P. Verheyen, R. Rooyackers, F. Nouri, L. Washington, R. Degraeve, B. Kaczer, V. Moroz, A. De Keersgieter, R. Schreutelkamp, M. Kawaguchi, Y. Kim, A. Samoilov, L. Smith, P. P. Absil, K. DeMeyer, M. Jurczak, and S. Biesemans, “Layout Impact on the Performance of a Locally Strained PMOSFET,” Symp. VLSI Technol., pp. 22–23 (2005).
  51. J. Cai, K. Rim, A. Bryant, K. Jenkins, C. Ouyang, D. Singh, Z. Ren, K. Lee, H. Yin, J. Hergenrother, T. Kanarsky, A. Kumar, X. Wang, S. Bedell, A. Reznicek, H. Hovel, D. Sadana, D. Uriarte, R. Mitchell, J. Ott, D. Mocuta, P. O'Neil, A. Mocuta, E. Leobandung, R. Miller, W. Haensch, and M. Leong, “Performance Comparison and Channel Length Scaling of Strained Si FETs on SiGe-on-Insulator (SGOI),” IEDM Tech. Digest, pp. 165–168 (2004).
  52. J. R. Brews, “Physics of the MOS Transistor,” Appl. Solid State Sci., Suppl. 2A, pp. 1–120 (1981).
  53. K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, and Y. Arimoto, “Scaling Theory for Double-Gate SOI MOSFET's,” IEEE Trans. Electron Devices 40, 2326–2329 (1993).
  54. D. J. Frank and H.-S. Wong, “Analysis of the Design Space Available for High-k Gate Dielectrics in Nanoscale MOSFETs,” Superlat. & Microstruct. (UK) 28, 485–491 (2000).
  55. F. G. Pikus and K. K. Likharev, “Nanoscale Field Effect Transistors—An Ultimate Size Analysis,” Appl. Phys. Lett. 71, 3661 (1997).
  56. V. V. Zhirnov, R. K. Cavin III, J. A. Hutchby, and G. I. Bourianoff, “Limits to Binary Logic Switch Scaling—A Gedanken Model,” Proc. IEEE 91, 1934 (2003).
  57. H.-S. Wong, D. J. Frank, P. M. Solomon, C. H. J. Wann, and J. Welser, “Nanoscale CMOS,” Proc. IEEE 89, 259 (2001).
  58. P. M. Solomon, D. J. Frank, J. Jopling, C. D'Emic, O. Dokumaci, P. Ronsheim, and W. E. Haensch, “Universal Tunneling Behavior in Technologically Relevant PN Junctions,” J. Appl. Phys. 95, No. 10, 5800–5812 (2004).
  59. P. M. Solomon, “Physics at the Limit of VLSI Scaling,” AIP Conf. Proc., No. 122, The Physics of VLSI, J. C. Knights, Ed., 1984, p. 172.
  60. M. V. Fischetti and S. E. Laux, “Monte Carlo Simulation of Electron Transport in Technologically Significant Semiconductors of the Diamond and Zinc-Blende Structures. Part II: Submicron MOSFETs,” IEEE Trans. Electron Devices ED-38, 650 (1991).
  61. P. M. Solomon and S. E. Laux, “The Ballistic FET: Design, Capacitance and Speed Limit,” IEDM Tech. Digest, pp. 511–514 (2001).
  62. J. Wang, P. Solomon, and M. Lundstrom, “A General Approach for the Performance Assessment of Nanoscale Silicon Field Effect Transistors,” IEEE Trans. Electron Devices 51, 1366 (2004).
  63. A. Lochtefeld and D. A. Antoniadis, “On Experimental Determination of Carrier Velocity in Deeply Scaled NMOS: How Close to the Thermal Limit?,” IEEE Electron Device Lett. 22, 95 (2001).
  64. S. E. Laux, A. Kumar, and M. V. Fischetti, “Analysis of Quantum Ballistic Electron Transport in Ultrasmall Silicon Devices Including Space-Charge and Geometric Effects,” J. Appl. Phys. 95, 5545 (2004).
  65. R. Venugopal, S. Goasguen, S. Datta, and M. S. Lundstrom, “Quantum Mechanical Analysis of Channel Access Geometry and Series Resistance in Nanoscale Transistors,” J. Appl. Phys. 95, 292 (2004).
  66. S. D. Kim, S. Narasimha, and K. Rim, “An Integrated Methodology for Accurate Extraction of S/D Series Resistance Components in Nanoscale MOSFETs,” IEDM Tech. Digest, pp. 155–158 (2005).
  67. M. C. Ozturk, “Source/Drain Junctions and Contacts for 45 nm CMOS and Beyond,” Proceedings of the International Conference on Characterization and Metrology for ULSI Technology, 2005; see http://www.eeel.nist.gov/812/conference/2005_presentations.html.


    About IBM    Privacy    Contact