References

1. Gordon Moore, “Progress in Digital Integrated Electronics,” IEDM Tech. Digest, pp. 11–13 (1975).
2. Y. Taur, C. H. Wann, and D. J. Frank, “25 nm CMOS Design Considerations,” IEDM Tech. Digest, pp. 789–792 (1998).
3. H.-S. P. Wong, D. J. Frank, P. M. Solomon, C. H. J. Wann, and J. J. Welser, “Nanoscale CMOS,” Proc. IEEE 87, 537–570 (1999).
4. R. D. Isaac, “The Future of CMOS Technology,” IBM J. Res. & Dev. 44, 369–378 (2000).
5. G. G. Shahidi, A. Ajmera, F. Assaderaghi, R. J. Bolam, E. Leobandung, W. Rausch, D. Sankus, D. Schepis, L. F. Wagner, K. Wu, and B. Davari, “Partially-Depleted SOI Technology for Digital Logic,” Proceedings of the IEEE International Solid-State Circuits Conference, 1999, pp. 426–427.
6. C. Wann, L. Su, K. Jenkins, R. Chang, D. Frank, and Y. Taur, “RF Perspective of Sub-Tenth-Micron CMOS,” Proceedings of the IEEE International Solid-State Circuits Conference, 1998, pp. 254–255.
7. J. N. Burghartz, M. Hargrove, C. Webster, R. Groves, M. Keene, K. Jenkins, D. Edelstein, R. Logan, and E. Nowak, “RF Potential of a 0.18-µm CMOS Logic Technology,” IEDM Tech. Digest, pp. 853–856 (1999).
8. T. Ohguro, H. Naruse, H. Sugaya, S. Nakamura, E. Morifuji, H. Kimijimi, T. Yoshitomi, T. Morimoto, H. S. Momose, Y. Katsumata, and H. Iwai, “High-Performance RF Characteristics of Raised Gate/Source/Drain CMOS with Co Salicide,” Symposium on VLSI Technology, Digest of Technical Papers, 1998, pp. 136–137.
9. M. A. Hollis and R. A. Murphy, “Homogeneous Field-Effect Transistors,” High-Speed Semiconductor Devices, S. M. Sze, Ed., John Wiley & Sons, Inc., New York, 1990, pp. 211–281.
10. The International Technology Roadmap for Semiconductors, 1999 Edition, Semiconductor Industry Association, San Jose, CA; see http://member.itrs.net/Files/1999_SIA_Roadmap/Home.htm.
11. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 3rd ed., John Wiley & Sons, Inc., New York, 1993.
12. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, New York, 1998.
13. L. E. Larson, “Device and Technology Requirements for Next Generation Communication Systems,” ISSCC Digest of Technical Papers, 2001, pp. 737–740.
14. X. Li, T. Brogan, M. Esposito, B. Myers, and K. K. O, “A Comparison of CMOS and SiGe LNA's and Mixers for Wireless LAN Applications,” IEEE Custom Integrated Circuits Conference, Digest of Technical Papers, 2001, pp. 531–454.
15. G. Freeman, D. Ahlgren, D. R. Greenberg, R. Grove, F. Huang, G. Hugo, B. Jagannathan, S. J. Jeng, J. Johnson, K. Schonenberg, K. Stein, R. Volant, and S. Subbanna, “A 0.18-µm 90-GHz f_T SiGe HBT BiCMOS, ASIC-Compatible, Copper Interconnect Technology for RF and Microwave Applications,” IEDM Tech. Digest, pp. 569–572 (1999).
16. K. Washio, M. Kondo, E. Ohue, K. Oda, R. Hayami, M. Tanabe, H. Shimamoto, and T. Harada, “A 0.2-µm Self-Aligned SiGe HBT Featuring 107-GHz f_max and 6.7 ps ECL,” IEDM Tech. Digest, pp. 557–560 (1999).
17. T. H. Ning, “History and Future Perspective of the Modern Silicon Bipolar Transistor,” IEEE Trans. Electron Devices 48, 2485–2491 (2001).
18. B. Davari, W. H. Chang, M. R. Wordeman, C. S. Oh, Y. Taur, K. E. Petrillo, D. Moy, J. J. Bucchignano, H. Y. Ng, M. G. Rosenfield, F. J. Hohn, and M. D. Rodriguez, in IEDM Tech. Digest, pp. 56–59 (1988).
19. W. H. Chang, B. Davari, M. R. Wordeman, Y. Taur, C. C.-H. Hsu, and M. D. Rodriguez, “A High-Performance 0.25-µm CMOS Technology: I—Device and Characterization,” IEEE Trans. Electron Devices 39, 959–966 (1992).
20. T. Ohguro, T. Ishikawa, T. Kimura, S. Samata, A. Kawasaki, T. Nagano, T. Yoshitomi, and T. Toyoshima, “High-Performance Digital–Analog Mixed Devices on a Si Substrate with Resistivity Beyond 1 k-cm,” IEDM Tech. Digest, pp. 757–760 (2000).
21. A. Viviani, J. P. Raskin, D. Flandre, J. P. Colinge, and D. Vanhoenacker, “Extended Study of Crosstalk in SOI/SIMOX Substrates,” IEDM Tech. Digest, pp. 713–716 (1995).
22. S. K. Wiedmann, T. C. Chen, C. T. Chuang, K. Heuber, D. F. Wendel, J. Warnock, G. P. Li, K. Chin, and T. H. Ning, “Sub-300-ps CBL Circuits,” IEEE Electron Device Lett. 10, 484–486 (1989).
23. T. Onai, E. Ohue, Y. Idei, M. Tanabe, H. Shimamoto, K. Washio, and T. Nakamura, “Self-Aligned Complementary Bipolar Technology for Low-Power Dissipation and Ultra-High-Speed LSI's,” IEEE Trans. Electron Devices 42, 413–418 (1995).
24. C. T. Chuang, “Advanced Bipolar Circuits—A Perspective,” Proceedings of the International Symposium on VLSI Technology, Systems, and Applications, 1991, pp. 394–397.
25. G. G. Shahidi, “SOI Technology for the GHz Era,” IBM J. Res. & Dev. 46, 121–131 (2002, this issue).
26. K. Washio, E. Ohue, H. Shimamoto, K. Oda, R. Hayami, Y. Kiyota, M. Tanabe, M. Kondo, T. Hashimoto, and T. Harada, “A 0.2-µm 180-GHz-f_max 6.7-ps-ECL SOI/HRS Self-Aligned SEG SiGe HBT/CMOS Technology for Microwave and High-Speed Digital Applications,” IEDM Tech. Digest, pp. 741–744 (2000).
27. S. Ueno, K. Watanabe, T. Kato, T. Shinohara, K. Mikami, T. Hashimoto, A. Takai, K. Washio, R. Takeyari, and T. Harada, “A Single-Chip 10-Gb/s Transceiver LSI Using SiGe SOI/BiCMOS,” ISSCC Digest of Technical Papers, 2001, pp. 82–83.
28. N. Fujii, M. Kuraishi, T. Mochizuki, S. Irikura, and T. Hirose, “A SOI-BiCMOS 800 Mbps Write Driver for Hard Disk Drives,” IEEE Custom Integrated Circuits Conference, Digest of Technical Papers, 2001, pp. 451–454.
29. J. A. Babcock, B. Loftin, P. Madhani, X. Chen, A. Pinto, and D. K. Schroder, “Comparative Low Frequency Noise Analysis of Bipolar and MOS Transistors Using an Advanced Complementary BiCMOS Technology,” IEEE Custom Integrated Circuits Conference, Digest of Technical Papers, 2001, pp. 385–388.