|
|
 |
by J. M. Ludden, W. Roesner, G. M. Heiling, J. R. Reysa, J. R. Jackson, B.-L. Chu, M. L. Behm, J. R. Baumgartner, R. D. Peterson, J. Abdulhafiz, W. E. Bucy, J. H. Klaus, D. J. Klema, T. N. Le, F. D. Lewis, P. E. Milling, L. A. McConville, B. S. Nelson, V. Paruthi, T. W. Pouarz, A. D. Romonosky, J. Stuecheli, K. D. Thompson, D. W. Victor, and B. Wile |
|
|
|
References
-
B. Wile, M. P. Mullen, C. Hanson, D. G. Bair, K. M. Lasko, P. J. Duffy, E. J. Kaminski, Jr., T. E. Gilbert, S. M. Licker, R. G. Sheldon, W. D. Wollyung, W. J. Lewis, and R. J. Adkins, “Functional Verification of the CMOS S/390 Parallel Enterprise Server G4 System,” IBM J. Res. & Dev. 41, 549–566 (July/September 1997).
-
C. May (Ed.), E. M. Silha, R. Simpson, and H. S. Warren, Jr. (Ed.), The PowerPC Architecture: A Specification for a New Family of RISC Processors, Morgan Kaufmann Publishers, Inc., San Francisco, 1994, pp. 321–324, 392.
-
J. M. Tendler, J. S. Dodson, J. S. Fields, Jr., H. Le, and B. Sinharoy, “POWER4 System Microarchitecture,” IBM J. Res. & Dev. 46, 5–25 (2002, this issue).
-
J. Darringer, E. Davidson, D. Hathaway, B. Koenemann, M. Lavin, B. Lee, J. Morrell, S. Ponnapalli, K. Rahmat, W. Roesner, E. Schanzenbach, and L. Trevillyan, “EDA in IBM: Past, Present and Future,” IEEE Trans. Computer-Aided Design, Integrated Circuits & Systems 19, 1476–1497 (December 2000).
-
V. Paruthi and A. Kuehlmann, “Equivalence Checking Combining a Structural-SAT Solver, BDDs, and Simulation,” Proceedings of the IEEE International Conference on Computer Design, Austin, TX, September 2000, pp. 459–464.
-
A. Kuehlmann, A. Srinivasan, and D. P. LaPotin, “Verity—A Formal Verification Program for Custom CMOS Circuits,” IBM J. Res. & Dev. 39, 149–165 (January/March 1995).
-
I. Beer, S. Ben-David, C. Eisner, and A. Landver, “RuleBase: An Industry-Oriented Formal Verification Tool,” Proceedings of the 33rd Design Automation Conference, 1996, pp. 655–660.
-
William Diamond, Practical Experiment Design for Engineers and Scientists, John Wiley & Sons, Inc., New York, 1997.
-
Aharon Aharon, Dave Goodman, Moshe Levinger, Yossi Lichtenstein, Yossi Malka, Charlotte Metzger, Moshe Molcho, and Gil Shurek, “Test Program Generation for Functional Verification of PowerPC Processors in IBM,” Proceedings of the 32nd Design Automation Conference, 1995, pp. 279–285.
|
|
|
|
HTML