IBM Skip to main content
  Home     Products & services     Support & downloads     My account  
  Select a country  
Journals Home  
  Systems Journal  
Journal of Research
and Development
  ·  Current Issue  
  ·  Recent Issues  
  ·  Papers in Progress  
  ·  Search/Index  
  ·  Orders  
  ·  Description  
  ·  Patents  
  ·  Recent publications  
  ·  Author's Guide  
  Staff  
  Contact Us  
IBM Journal of Research and Development  
Volume 39, Number 1, 1995
IBM CMOS Technology
 Table of contents: arrowHTML   This article: arrowHTML arrowCopyright info
   

The evolution of IBM CMOS DRAM technology - References
by E. Adler, J. K. DeBrosse, S. F. Geissler, S. J. Holmes, M. D. Jaffe, J. B. Johnson, C. W. Koburger III, J. B. Lasky, B. Lloyd, G. L. Miles, J. S. Nakos, W. P. Noble, Jr., S. H. Voldman, M. Armacost, and R. Ferguson
References

  1. R. H. Dennard, "Field-Effect Transistor Memory," U.S. Patent 3,387,286, 1968.
  2. H. Sunami, "Cell Structures for Future DRAMs," IEDM Tech. Digest, pp. 694-697 (1985).
  3. W. Noble and W. Walker, "Fundamental Limitations on DRAM Storage Capacitors," IEEE Circuits & Devices Magazine 1, No. 1, 45-51 (1985).
  4. H. Sunami, T. Kure, N. Hashimoto, K. Itoh, T. Toyabe, and S. Asai, "A Corrugated Capacitor Cell (CCC) for Megabit Dynamic MOS Memories," IEDM Tech. Digest, pp. 806-808 (1982).
  5. H. Ishiuchi, T. Watanabe, K. Kishi, M. Ishikawa, N. Goto, T. Tanaka, T. Mochizuki, and O. Ozawa, "Submicron CMOS Technologies for Four Mega Bit Dynamic RAM," IEDM Tech. Digest, pp. 706-709 (1985).
  6. W. F. Richardson, D. M. Bordelon, G. P. Pollack, A. H. Shah, S. D. S. Malhi, H. Shichijo, S. K. Banerjee, M. Elahy, R. H. Womack, C.-P. Wang, J. Gallia, H. E. Davis, and P. K. Chatterjee, "A Trench Transistor Cross-Point DRAM Cell," IEDM Tech. Digest, pp. 714-717 (1985).
  7. N. Lu, P. Cottrell, W. Craig, S. Dash, D. Critchlow, R. Mohler, B. Machesney, T. Ning, W. Noble, R. Parent, R. Scheuerlein, E. Sprogis, and L. Terman, "The SPT Cell--A New Substrate Plate Trench Cell for DRAMs," IEDM Tech. Digest, pp. 771-772 (1985).
  8. H. Koyanagi, H. Sunami, N. Hashimoto, and M. Ashikawa, "Novel High Density, Stacked Capacitor MOS RAM," IEDM Tech. Digest, pp. 348-351 (1978).
  9. H. Arima, A. Hachisuka, T. Ogawa, T. Okudaira, Y. Okumura, Y. Matsui, K. Motonami, T. Matsukawa, and N. Tsubouchi, IEDM Tech. Digest, pp. 651-654 (1990).
  10. M. Sakao, N. Kasai, T. Ishijima, E. Ikawa, H. Watanabe, K. Terada, and T. Kikkawa, "A Capacitor-Over-Bit-Line (COB) Cell with Hemispherical-Grain Storage Node for 64Mb DRAMs," IEDM Tech. Digest, pp. 655-658 (1990).
  11. M. Yoshimaru, J. Miyano, N. Inoue, A. Sakamoto, S. You, H. Tamura, and M. Ino, "Rugged Surface Poly-Si Electrode and Low Temperature Deposited Si3N 4 for 64MBIT and Beyond STC Dram Cell," IEDM Tech. Digest, pp. 659-662 (1990).
  12. Pierre C. Fazan and Akram Ditali, "Electrical Characteristics of Textured Interpoly Capacitors for Advanced Stacked DRAMs," IEDM Tech. Digest, pp. 663-666 (1990).
  13. N. C.-C. Lu, P. E. Cottrell, W. J. Craig, S. Dash, D. L. Critchlow, R. L. Mohler, B. J. Machesney, T. H. Ning, W. P. Noble, R. M. Parent, R. E. Scheuerlein, E. J. Sprogis, and L. M. Terman, "A Substrate-Plate Trench-Capacitor (SPT) Memory Cell for Dynamic RAMs," IEEE J. Solid-State Circuits SSC-21, No. 5, 927-934 (1986).
  14. P. Bakeman, A. Bergendahl, M. Hakey, D. Horak, S. Luce, and B. Pierson, "A High Performance 16-Mb DRAM Technology," Digest of Technical Papers, IEEE Symposium on VLSI Technology, pp. 11, 12 (1990).
  15. D. Kenney, P. Parries, P. Pan, W. Tonti, W. Cote, S. Dash, P. Lorenz, W. Arden, R. Mohler, S. Roehl, A. Bryant, W. Haensch, B. Hoffman, M. Levy, A. J. Yu, and C. Zeller, "A Buried-Plate Trench Cell for a 64-Mb DRAM," Digest of Technical Papers, IEEE Symposium on VLSI Technology, pp. 14, 15 (1992).
  16. L. Nesbit, J. Alsmeir, B. Chen, J. DeBrosse, P. Fahey, M. Gall, J. Gambino, S. Gernhardt, H. Ishiuchi, R. Kleinhenz, J. Mandelman, T. Mii, M. Morikado, A. Nitayama, S. Parke, H. Wong, and G. Bronner, "A 0.6 µ m2 256Mb Trench DRAM Cell with Self-Aligned BuriEd STrap (BEST)," IEDM Tech. Digest, pp. 627-630 (1993).
  17. D. Critchlow, J. DeBrosse, R. Mohler, W. Noble, and P. Parries, "Method for Providing Bridge Contact Between Silicon Regions Separated by a Thin Dielectric," U.S. Patent 4,873,205, 1989.
  18. J. Hui, P. Van de Voord, and J. Moll, "Scaling Limitations of Submicron Local Oxidation Technology," IEDM Tech. Digest, p. 392 (1985).
  19. B. Davari, C. W. Koburger, R. Schulz, J. D. Warnock, T. Furukawa, M. Jost, Y. Taur, W. G. Schwittek, J. K. DeBrosse, M. L. Kerbaugh, and J. L. Mauer, "A New Planarization Technique, Using a Combination of RIE and Chemical Mechanical Polish (CMP)," IEDM Tech. Digest, p. 861 (1989).
  20. T. Furukawa and J. A. Mandelman, "Process and Device Simulation of Trench Isolation Corner Parasitic Device," presented at 1988 Fall Electrochemical Society Meeting, Chicago, October 1988.
  21. K. Minegishi, S. Nakajima, K. Miura, K. Harada, and T. Shibata, "A Submicron CMOS Megabit Level Dynamic RAM Technology Using Doped Face Trench Capacitor Cell," IEDM Tech. Digest, p. 319 (1983).
  22. T. Iizuka, K. Y. Chui, and J. L. Moll, "Double-Threshold MOSFET in Bird's-Beak Free Structures," IEDM Tech. Digest, p. 380 (1981).
  23. B. Davari, C. Koburger, T. Furukawa, Y. Taur, W. Noble, A. Megdanis, J. Warnock, and J. L. Mauer, "A Variable-Size Shallow Trench Isolation (STI) Technology with Diffused Sidewall Doping for Submicron CMOS," IEDM Tech. Digest, p. 92 (1988).
  24. G. Fuse, M. Fukumoto, A. Shinohara, S. Odanaka, M. Sasgo, and T. Ohzone, "A New Isolation Method with Boron-Implanted Sidewalls for Controlling Narrow-Width Effect," IEEE Trans. Electron Devices ED-34, 356 (1987).
  25. K. Blumenstock, J. Theisen, P. Pan, J. Dulak, A. Ticknor, and T. Sandwick, "Shallow Trench Isolation for Ultra-Large-Scale Integrated Devices," J. Vac. Sci. Technol. B 12, No. 1, 54 (1994).
  26. Y. Taur, G. J. Hu, R. Dennard, L. M. Terman, C. Y. Ting, and K. E. Petrillo, "A Self Aligned 1 µ m CMOS Technology," IEEE Trans. Electron Devices ED-32, 203-209 (1985).
  27. R. Ferguson, C. Ausschnitt, I. Chang, T. Farrell, K. Hashimoto, L. Liebmann, R. Martino, W. Maurer, T. Mii, D. Moy, M. Neisser, R. Nunes, D. Samuels, and J. Weed, "Optimization of Resolution-Enhanced Photolithography for a 256Mb DRAM Cell," Proceedings of 1994 Symposium on VLSI Technology, IEEE, 1994, pp. 89-90.
  28. K. Hashimoto, D. Samuels, T. Farrell, D. Moy, R. Martino, R. Ferguson, T. Sato, and W. Maurer, "The Application of Deep UV Phase Shifted-Single Layer Halftone Reticles to 256Mbit DRAM Cell Patterns," to be published in J. Jpn. Appl. Phys. B, Dec. 1994.
  29. J. S. Nakos, "Seamless Application of Rapid Thermal Processing in Manufacturing," Proc. SPIE 1595, 105-114 (1993).
  30. C. Kaanta, S. G. Bombardier, W. J. Cote, W. R. Hill, G. Kerzykowski, H. S. Landis, G. H. Ross, D. J. Poindexter, C. W. Pollard, J. G. Ryan, S. Wolff, and J. E. Cronin, "Dual Damascene: A ULSI Wiring Technology," Proceedings of the 8th International IEEE VLSI Multilevel Interconnection Conference, Santa Clara, CA, 1991, pp. 144-152.
  31. S. Pennington and S. Luce, "Improved Process Latitude with Chemical-Mechanical Polishing," Proceedings of the 9th International IEEE VLSI Multilevel Interconnection Conference, 1992, pp. 168-172.
  32. S. Pennington, S. Luce, and D. Hallock, "An Improved Dielectric for Sub-Micron Double-Level Metal Products," Proceedings of the 6th International IEEE VLSI Multilevel Interconnection Conference, 1989, pp. 355-359.
  33. J. Gambino, H. Aochi, G. Bronner, B. Chen, G. Freeman, J. Mandelman, M. Peschke, J. Ryan, and H. Yano, "Scaling of a Polysilicon Etch Stop Process for Borderless Contacts in Deep Submicron Devices," Proceedings of the 11th International IEEE VLSI Multilevel Interconnection Conference, 1994, p. 386.
  34. M. Armacost, "Selective Oxide: Nitride Dry Etching in a High Density Plasma Reactor," PV 93-21, Electrochemical Society, Inc., New York, 1993, p. 190.
  35. W. P. Noble, A. Bryant, and S. Voldman, "Parasitic Leakage in DRAM Trench Storage Capacitor Vertical Gated Diode," IEDM Tech. Digest, pp. 340-343 (1987).
  36. W. P. Noble, S. Voldman, and A. Bryant, "The Effects of Gate Field on Leakage Characteristics of Heavily Doped Junctions," IEEE Trans. Electron Devices ED-36, No. 6, 720-726 (1989).
  37. S. Voldman, J. Bracchitta, and D. Fitzgerald, "Band-to-Band Tunnelling and Thermal Gate-Induced Drain Leakage," presented at the Device Research Conference, Session IIA-8, IEEE, June 1988.
  38. J. Chen, T. Y. Chan, I. C. Chen, P. K. Ko, and C. Hu, "Sub-Breakdown Drain Leakage Current in MOSFETs," IEEE Electron Device Lett. EDL-8, No. 11, 515-518 (1987).
  39. T. Y. Chan, J. Chen, P. K. Ko, and C. Hu, "The Impact of Gate-Induced Drain Leakage Current on MOSFET Scaling," IEDM Tech. Digest, pp. 718-721 (1987).
  40. C. Chang and J. Lien, "Corner Field Induced Drain Leakage in Thin Oxide MOSFETs," IEDM Tech. Digest, pp. 714-717 (1987).
  41. S. Voldman, J. B. Johnson, T. D. Linton, and S. L. Titcomb, "Unified Generation Model with Donor and Acceptor-Type Trap States for Heavily Doped Silicon," IEDM Tech. Digest, pp. 349-352 (1990).
  42. E. Buturla, J. Johnson, S. Furkay, and P. Cottrell, "A New Three-Dimensional Device Simulation Formulation," NASECODE VI: Proceedings of the Sixth International Conference on the Numerical Analysis of Semiconductor Devices and Integrated Circuits, J. J. H. Miller, Ed., Boole Press, Dublin, 1989, pp. 291-296.
  43. S. Voldman, M. Marceau, A. Baker, E. Adler, S. Geissler, J. Slinkman, J. Johnson, and M. Paggi, "Retrograde Well and Epitaxial Thickness Optimization for Shallow and Deep Collar MINT SPT DRAM Cell and CMOS Logic Technology," IEDM Tech. Digest, pp. 811-814 (1992).
  44. S. Geissler, B. Porth, J. Lasky, J. Johnson, and S. Voldman, "A Three-Dimensional MOSFET Gate-Induced Drain Leakage Effect in Narrow Deep-Submicron Devices," IEDM Tech. Digest, pp. 839-842 (1991).
  45. T. Y. Chan, J. Chen, P. K. Ko, and C. Hu, "The Impact of Gate-Induced Drain Leakage Current on MOSFET Scaling," IEDM Tech. Digest, p. 719 (1987).
  46. P. M. Fahey, S. R. Mader, S. R. Stiffler, R. L. Mohler, D. J. Mis, and J. A. Slinkman, "Stress-Induced Dislocations in Silicon Integrated Circuits," IBM J. Res. Develop. 36, 158-182 (1992).
  47. BEASY User Guide, Version 3.4, Computational Mechanics Publications, Southampton, UK, July 1990.
  48. D. L. Katcoff, J. J. Lajza, W. C. Leipold, and B. F. Lloyd, "Trench Capacitor Modification to Improve Storage Time," IBM Tech. Disclosure Bull. 37, No. 5, 569-570 (1994).
  49. K. M. Abrahamovich, W. C. Leipold, and S. A. Mongeon, "Effect of Trench Shape on Dislocations in CMOS DRAMs," Technical Report TR-19.0990, IBM Corporation, Essex Junction, VT, 1992.
  50. D. S. Yaney, C. Y. Lu, R. A. Kohler, and J. T. Nelson, IEDM Tech. Digest, pp. 336-338 (1987).
  51. P. J. Restle, J. W. Park, and B. F. Lloyd, "DRAM Variable Retention Time," IEDM Tech. Digest, pp. 807-810 (1992).
About IBM | Privacy | Legal | Contact